Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE		ATTY DOCKET NO.		SERIAL NO.		
		PATENT AND TRA	DEMARK OFFICE	295880US2PCT		10/591,433		
			APPLICANT					
LIST OF	REFE	RENCES CITED BY AF	PLICANT	Mikio IZUMI, et al.				
				FILING DATE		GROUP		
				September 1, 2006		2108		
U.S. PATENT DOCUMENTS								
EXAMINER		DOCUMENT	DATE	NAME	CLASS	SUB	FILING DATI	
INITIAL		NUMBER	DATE	IVAIVIE	CLASS	CLASS	IF APPROPRIA	ATE
	AA							
	AB							
	AC							
	AD							
	AE							
	AF							
	AG							
	AH							
	AI							
	AJ							
	AK							******
	AL							
	AM							
	AN							
		<u></u>				<u> </u>	L	
FOREIGN PATENT DOCUMENTS								
		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION YES NO			
	AO	WO 00/41101	07/13/2000	WIPO				
	AP							
	AQ							
	AR							
	AS							
	AT							
	AU		1					
	AV		- 					
	,,,	071150.0			4 D	4- \		
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)								
	Charles E. STROUD, et al., "Applying Built-In Self-Test to Majority Voting Fault Tolerant Circuits", VLSI Test Symposium, 1998. Proceedings. 16 th IEEE Monterey, CA, USA, April 26-30, 1998, Los Alamitos, CA, USA, IEEE COMPUT. SOC, US, April 26, 1998, pages 303-308, XP010277179							
	AX	R. E. BATTLE, et al., "Reactor Protection System Design Using Application-specific Integrated Circuits", 19000101, January 1, 1900, pages 389-396, XP009106740						
	AY	T. KOBAYASHI, et al., Database Inspec, The Institution of Electrical Engineers, Stevenage, GB; 1991, "Review of structure and reliability of active delay line", AN 4028563, XP002498963, 1 page (abstract)						
		Takashi NANYA, et al., "On signal Transition Causality for Self-Timed Implementation of Boolean Functions", System						
	AZ	Sciences, 1993, Proceeding of the Twenty-Sixth Hawaii International Onal Conference on Wailea, HI, USA, January 5-8, 1993, Los Alamitos, CA, USA, IEEE, US, vol. I, January 1993, pages 359-368, XP010640404						
	ВА	B. S. KONG, et al., :CMOS differential logic family with self-timing and charge-recycling for high-speed and low-power VLSI", IEE Proceedings: Circuits Devices and System, Institution of Electrical Engineers, Stenvenage, GB, vol. 150, no. 1, February 6, 2003, pages 45-50,XP006019670					References sheet(s) attached	
Examiner					Date Co	Date Considered		
*Examiner: Ir				at citation is in conformance with MPEP 6 n with next communication to applicant.	U 09; Draw li	ne through	n citation if not in	
Comonnance	anu III	J. Considered. Micialde (why or tries toll	ii with next communication to applicant.				